

**Please amend the paragraph beginning at page 12, line 27, as follows:**

Table 3: Bit permutation for the  $[[8K]]$   $8k$  mode

**Please amend the paragraph beginning at page 13, line 1, as follows:**

As an example, this means that for mode  $[[2K]]$   $2k$ , the bit number 9 of  $R'_i$  is sent in bit position number 0 of  $R_i$ .

**Please amend the paragraph beginning at page 13, line 7, as follows:**

An address check is then performed on  $H(q)$  to verify that the generated address is within the range of acceptable addresses: if  $(H(q) < N_{\max})$ , where  $N_{\max} = 1512$  in the  $[[2K]]$   $2k$  mode and 6048 in the  $[[8K]]$   $8k$  mode, then the address is valid. If the address is not valid, the control unit is informed and it will try to generate a new  $H(q)$  by incrementing the index  $i$ .

**Please amend the paragraph beginning at page 14, line 12, as follows:**

Table  $\lambda$ : Bit permutation for the  $[[4K]]$   $4k$  mode

**Please replace the Abstract on page 27 with the following Abstract shown in**

**clean form:**

AW  
4-11-08